A CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE

Ekachai Leelarasmee

Department of Electrical Engineering, Faculty of Engineering, Chulalongkorn University, Bangkok, Thailand Tel./Fax. +662 218 6488, e-mail: Ekachai.l@chula.ac.th

Received Date: June 22, 2011

Abstract

A new CMOS current controlled ring oscillator is investigated. It is based on a 3 stage ring oscillator. Each stage uses a simple NMOS for switching a current source to charge a capacitor and discharging it thereby generating a ramp output. Its oscillation frequency depends on the current source. This simple circuit can have a wide tuning range but has some non-linearity problem. A modification of the original circuit using inverters can significantly improve the linearity without consuming a lot of additional current and layout. Simulation result using 1pF indicates that the oscillator has 476KHz/uA frequency sensitivity and can be tuned from 476Hz at 1nA to 476KHz at 1000nA with good linearity.

Keywords: Current controlled oscillator, Ring oscillator

Introduction

A current controlled oscillator (CCO) is a circuit that generates a signal whose frequency depends on a current source. It is a basic building block in many communication and data processing circuits such as phase locked loop (PLL) [1,2], spread spectrum clock oscillator [3] and etc. Many types of CCO [4] are already implemented as a voltage controlled oscillator (VCO). The properties to characterize a given CCO or VCO are

- a) Tuning range, i.e. maximum and minimum frequencies.
- b) Phase jitter due to internal noise.
- c) Tuning linearity.
- d) Power consumption.
- e) Minimum DC supply voltage.

Various types of controlled oscillator have been reported extensively in the literature. They can be classified as follows: Ring [6], LC [7] and relaxation [5,8]. This paper describes a new kind of ring CCO based on the previous work [9] of the author. Unlike other ring oscillators [2] in which the delay of each stage is determined by an RC product, each stage of the new CCO behaves as integrator that charges a capacitor with a current source. Thus the delay depends inversely with the current. Hence the oscillating frequency varies linearly with the current source. This CCO tends to have a wide and linear tuning. It can also operate at 1 volt DC supply making it attractive for low voltage low power applications.

This paper is organized as follows. Section I describes the basic topology of the proposed ring CCO and derives its ideal frequency characteristic. The effect of transistor width on the frequency is discussed in Section II. A modification to improve its tuning linearity is described in Section III followed by the conclusion in Section IV.

Basic principle of the proposed ring CCO

A typical ring CCO consists of an odd number of inverting stages connected as shown in Figure 1 where the number of stage is 3. The period of oscillation generally depends linearly upon the delay of each stage which must be tunable in order to obtain a controlled oscillator.



Figure 1. Topology of a 3 stage ring oscillator

Each stage can be implemented using various circuits [4], many of which use the RC product to create its delay. Our proposed circuit is shown in Figure 2. Its delay is due to the current I charging the capacitor C where an NMOS is used for discharging it.



Figure 2. The inverting stage in the proposed CCO

Assuming that the NMOS operates as an ideal switch, i.e. the drain-source becomes short circuit when the gate voltage exceeds its threshold voltage V_{TH} , the waveforms of all output are shown in Figure 3. We can briefly describe the circuit operation as follows. While the NMOS of the first stage is OFF, the current I charges the capacitor C and its drain output starts to ramp at a slope of I/C. When this voltage reaches V_{TH} , the second stage turns ON and completely discharges its capacitor, turning OFF the third stage and so on. Figure 2 also shows that the start-up time of this CCO is less than one period T.

To find the frequency of oscillation, we note that during a period T each stage takes only T/3 to ramp up from zero to V_{TH} . Therefore

$$V_{TH} = \frac{I}{C} \times \frac{T}{3}$$
 or $f = \frac{1}{T} = \frac{I}{3CV_{TH}}$



Figure 3. Waveforms of the proposed CCO in the ideal case where I = 35nA, C = 1pF, $V_{TH} = 0.7V$

Thus the frequency varies linearly with I and the sensitivity is given by

$$S = \frac{\Delta f}{\Delta I} = \frac{1}{3CV_{TH}}$$

For example, if I = 35nA, C = 1pF, and $V_{TH} = 0.7V$ we have

f = 16.7KHz with S = 476
$$\frac{\text{KHz}}{\mu \text{A}}$$

The formula also indicates the potential of wide tuning range with constant current consumption 31. As the peak of the ramp is equal to $2V_{TH}$, the minimum DC supply V_{DD} to maintain NMOS in saturation mode is given by

$$V_{DD}(min) = V_I + 2V_{TH}$$

where V_I is the minimum operating voltage of the current source. Therefore, this oscillator can operate at a DC supply less than 1.8V.

Non-ideal effect due to width of NMOS transistor

To behave as an ideal switch, the NMOS must be able to sink an infinite current immediately. This does not occur since the NMOS can only have a finite width W. So, the drain output actually takes some time to drop and its low level is also slightly above zero. Moreover, since the gate input is ramping up, the NMOS will turn on gradually allowing the output to continue increasing before starting to drop. This results in delaying the switching time of the next stage as shown in Figure. 4.



Figure 4. Simulated waveforms of the CCO at I = 35nA, C = 1pF.

All NMOS have $W = 0.35 \mu m$, L=0.35 μm , V_{TH} = 0.7V

A detailed analysis to approximate the period for arbitrary value of W was derived in [4]. It shows that for large W, i.e. W/L > 100, the frequency of oscillation can be approximated as

$$f \approx \frac{I}{3CV_{TH}} \left(1 - \sqrt[3]{\frac{6I}{\beta V_{TH}^2}} \right) \text{ where } \beta = \mu C_{ox} \frac{W}{L}$$

This equation indicates a nonlinear tuning characteristic and is plotted in Figure 5.



Figure 5. Frequency tuning characteristics of the CCO at 3 values of W

ASEAN Engineering Journal Part A, Vol 1 No 2 (2011), ISSN 2229-127X p.8

Linearity improvement using the modified CCO

We propose a modification of the original CCO to improve the switching behavior of its NMOS without using a large W by making its input signal jump as oppose to ramp at the switching instant. The modified circuit of each stage is shown in Figure 6. Here the switching starts at the gate input of the left NMOS M1. Since this stage drives only the input of an inverter, its output can jump very fast. This causes M to turn on and quickly discharge the capacitor. To illustrate this behavior, the new circuit is simulated with I=35nA, W=0.35um and L=0.35um and the result is shown in Figure 7.



Figure 6. A modified stage of the ring oscillator

Note that, the current and area consumption of this modified stage increases but the increment can be small. However, the waveforms are much closer to the ideal case when compared with Figure 3. Hence the tuning range and linearity is improved considerably. For this simulated circuit, the frequency is measured to be 15.82 KHz as compared with 16.7KHz in the ideal case, the error being due to additional parasitic capacitance at the gate input. The frequency tuning behavior of the modified ring oscillator is almost linear as the ideal case and is not plotted.



Figure 7. Waveforms of the modified ring oscillator at I = 35nA, C = 1pF.

All NMOS have $W = 0.35 \mu m$, L=0.35 μm , V_{TH} = 0.7V

ASEAN Engineering Journal, Vol 1 No 2 (2011), ISSN 2229-127X p. 9

Conclusions

A new CMOS current controlled ring oscillator that has a wide and linear tuning range and can operate at low supply voltage is introduced. The NMOS transistors are of small size and consume low silicon area. Since grounded capacitors are used, they can be realized using Poly-SiO2-Substrate layers with minimum use of area.

References

- [1] D.H. Wolaver, *Phase Lock Loop Circuit Design*, Prentice Hall, Upper Saddle River, New Jersey, United States of America, 1971.
- [2] D. DiClemente, and F. Yuan, "An area-efficient CMOS current-mode phase locked Loop," In: G.O.D. Acevedo, R.P. Garcia, and M.J. Cedeno, eds., *The 49th IEEE International Midwest Symposium on Circuits and Systems*, pp. 574- 579, 2006.
- [3] Y-B. Hsieh, and Y-H. Kao, "A fully integrated spread-spectrum clock generator by using direct VCO modulation," *IEEE Transactions on Circuits and Systems-I*, Vol. 55, No. 7, pp. 1845-1853, 2008.
- [4] B. Razavi, Design of Analog MOS Integrated Circuits, McGraw Hill, 2001.
- [5] C. Wang, M.O. Ahmad, and M.N.S. Swamy, "A CMOS current-controlled oscillator and its applications," In: *Proceedings of the 2003 IEEE International Symposium on Circuits and Systems*, pp. 793-796, 2003.
- [6] A.K.M.K. Mollah, R. Rosales, and S. Tabatabaei, "Design of a tunable differential ring oscillator with short start-up and switching transients," *IEEE Transactions on Circuits and Systems–I*, Vol. 54, No. 12, 2007.
- [7] M.M. Mansour, and M.M. Mansour, "On the Design of Low Phase Noise CMOS LC-Tank Oscillators," In: 2008 International Conference on Microelectronics, pp. 407-412, 2008.
- [8] U. Denier, "Analysis and design of an ultralow-power CMOS relaxation oscillator," *IEEE Transactions on Circuits and Systems–I*, Vol. 57, No. 8, 2010.
- [9] P. Nugroho, E. Leelarasmee and N. Fujii, "Tuning Analysis of a CMOS Current Controlled Ring Oscillator," Paper presented at *The 21st International Technical Conference on Circuits/Systems Computers and Communications*, ECTI, Ubon Ratchathani, Thailand, May 2006.