NEW ARCHITECTURE OF LOW AREA AES S-BOX INV S-BOX USING VLSI IMPLEMENTATION. JT 2016, 78 (5-9). https://doi.org/10.11113/jt.v78.8782.