1.
Logic Simulator:Sequential Logic Minimization. J. Teknol. 1994;24(1):45-59. doi:10.11113/jt.v24.1086