“NEW ARCHITECTURE OF LOW AREA AES S-BOX/ INV S-BOX USING VLSI IMPLEMENTATION”, JT, vol. 78, no. 5-9, May 2016, doi: 10.11113/jt.v78.8782.