[1]
“Logic Simulator:Sequential Logic Minimization”, JT, vol. 24, no. 1, pp. 45–59, May 1994, doi: 10.11113/jt.v24.1086.