UTILIZATION OF HIGH-SPEED DSP ALGORITHMS OF CYCLIC REDUNDANCY CHECKING (CRC-15) ENCODER AND DECODER FOR CONTROLLER AREA NETWORK. JT [Internet]. 2016 May 26 [cited 2024 Jul. 6];78(5-9). Available from: https://journals.utm.my/jurnalteknologi/article/view/8781