DIGITAL CONTROLLED OSCILLATOR (DCO) FOR ALL DIGITAL PHASE-LOCKED LOOP (ADPLL) – A REVIEW
DOI:
https://doi.org/10.11113/jt.v82.12833Keywords:
Digital controlled oscillator (DCO), all digital phase-locked loop (ADPLL), complementary metal-oxide semiconductor (CMOS), phase-locked loop, low powerAbstract
Digital controlled oscillator (DCO) is becoming an attractive replacement over the voltage control oscillator (VCO) with the advances of digital intensive research on all-digital phase locked-loop (ADPLL) in complementary metal-oxide semiconductor (CMOS) process technology. This paper presents a review of various CMOS DCO schemes implemented in ADPLL and relationship between the DCO parameters with ADPLL performance. The DCO architecture evaluated through its power consumption, speed, chip area, frequency range, supply voltage, portability and resolution. It can be concluded that even though there are various schemes of DCO that have been implemented for ADPLL, the selection of the DCO is frequently based on the ADPLL applications and the complexity of the scheme. The demand for the low power dissipation and high resolution DCO in CMOS technology shall remain a challenging and active area of research for years to come. Thus, this review shall work as a guideline for the researchers who wish to work on all digital PLL.
References
Doo-Chan Lee, Kyu-Young Kim, Young-Jae Min, Jongsun Park, and Soo-Won Kim. 2011. A Jitter and Power Analysis on DCO. IEEE Transactions Circuits Syst. II, Exp. Briefs. 58(9): 560-564.
Aravind Heragu, David Ruffieux, and Christian C. Enz. 2013. A 2.4-Ghz MEMS-Based PLL-Free Multi-Channel Receiver With Channel Filtering at RF. IEEE Journal of Solid-State Circuits. 48(7): 1689-1700.
Hyung Seok Kim, Carlos Ornelas, Kailash Chandrasshekar, Dan Shi, Pin-en Su, Paol Madoglio, Willian Y. Li, and Ashoke Ravi. 2013. A digital Fractional-N PLL with a PVT and Mismatch Insensitive TDC Utilizing Equivalent. IEEE Journal of Solid-State Circuits. 48(7): 1721-1729.
Wenjing Yin, Rajesh Inti, Amr Elshazly, Brian Young, and Pavan Kumar Hanumolu. 2011. A 0.7-to3.5 GHz 0.6-to-2.8 mW Highly Digital Phase-locked Loop with Bandwidth Tracking. IEEE Journal of Solid-State Circuits. 46(8): 1870-1880.
Ioannis L. Syllaios, and Poras T. Balsara. 2012. Linear Time-Variant Modeling and Analysis of All-Digital Phase-locked Loops. IEEE Transactions Circuits Syst. I Reg. Papers. 59(11): 2495-2506.
Youngmin Park, and David D. Wentzloff. 2011. An All-digital 12 pJ/Pulse IR-UWB Transmitter Synthesized from a Standard Cell Library. IEEE Journal of Solid-State Circuits. 46(5): 1147-1157.
Guanghua Shu, Saurabh Saxena, Woo-Seok Choi, Mrunmay Talegaonkar, Rajesh Inti, Amr Elshazly, Brian Young, and Pavan Kumar Hanumolu. 2014. A Reference-Less Clock and Data Recovery Circuit Using Phase-locked Loop. IEEE Journal of Solid-State Circuits. 49(4): 1036-1047.
Pei-Ying Chao, Chao-Wen Tzeng, Shi-Yu Huang, Chia-Chieh Weng, and Shan-Chien Fang. 2013. Process-resilient Low-Jitter All-Digital PLL via Smooth Code-Jumping. IEEE Transactions on VLSI Syst. 21(12): 2240-2249.
Jian Chen, Liang Rong, Fredrik Jonsson, Geng Yang, and Li-Rong Zheng. 2012. The Design of All-digital Polar Transmitter Based on ADPLL and Phase Synchronized ∆∑ Modulator. IEEE Journal of Solid-State Circuits. 47(5): 1154-1164.
Robert Bogdan Staszewski, Khurram Waheed, Fikret Dulger, and Oren E. Eliezer. 2011. Spur-Free Multirate All-Digital PLL for Mobile Phones in 65nm CMOS. IEEE Journal of Solid-State Circuits. 46(12): 2904-2919.
Minyoung Song, Inhwa Jung, Sudhakar Pamarti, and Chulwoo Kim. 2013. A 2.4 GHz 0.1-Fref-Bandwidth All-Digital Phased-Locked Loop with Delay-Cell-Less TDC. IEEE Transactions Circuits Syst. I, Reg. Papers. 60(12): 3145-3151.
Marzo Zanuso, Salvatore Levantino, Carlo Samori, and Andrea L. Lacaita. 2011. A wideband 3.6GHz Digital ∆∑ Fractional-N PLL with Phase Interpolation Divider and Digital Spur Cancellation. IEEE Journal of Solid-State Circuits. 46(3): 627-638.
Roman Staszewski, Robert Bodgan Staszeski, Tom Jung, Thomas Murphy, Imran Bashir, Oren Eliezer, Khurram Muhammad, and Mitch Entezari. 2011. Software Assisted Digital RF Processor (DRPTM) for Single-Chip GSM Radio in 90nm CMOS. IEEE Journal of Solid-State Circuits. 45(2): 276-288.
Chia-Tsun Wu, Wen-Chung Shen, Wei Wang, and An-Yeu Wu. 2010. A Two-Cycle Lock-In Time ADPLL Design Based on a Frequency Estimation Algorithm. IEEE Transactions Circuits Syst. II, Exp. Briefs. 57(6): 430-434.
Ward S. Titus, and John G. Kenney. 2012. A 5.6 GHz to 11.5 GHz DCO for Digital Dual Loop CDRs. IEEE Journal of Solid-State Circuits. 47(5): 1123-1130.
Sang-Sun Yoo, Yong-Chang Choi, Hong-Joo Song, Seung-Chan Park, Jeong-Ho Park, and Hyung-Joun Yoo. 2011. A 5.8 GHz High Frequency Resolution Digitally Controlled Oscillator Using the Difference between Inversion and Accumulation Mode Capacitance of pMOS Varactors. IEEE Transactions on Microwave Theory and Techniques. 59(2): 375-382.
BAI, J., LEE, J., ZHANG, J. and ROHANI, N. 2017. A 28-nm cmos 40-ghz High-resolution Digitally Controlled Oscillator for Automotive Radar Applications. 2017 IEEE 17th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF). 91-93.
KERNEN, P. 2016. High Precision Time-to-digital Converters for Applications Requiring a Wide Measurement Range. Ph.D. dissertation, University of Oulu, Faculty of Information Technology and Electrical Engineering, Electrical Engineering.
Groza, R., Potarniche, I. A., Kirei, B. S., and Topa, M. D. 2018. Digitally Controlled Oscillator for All-digital Frequency Locked Loops. Romanian Journal of Information Science and Technology. 21(1): 3-17.
Joonsung Bae, Long Yan, and Hoi-Jun Yoo. 2011. A Low Energy Injection-locked FSK Transceiver with Frequency-to-Amplitude Conversion for Body Sensor Applications. IEEE Journal of Solid-State Circuits. 46(4): 928-937.
Joonsung Bae, Kiseok Song, Hyungwoo Lee, Hyunwoo Cho, and Hoi-Jun Yoo. 2012. A Low-Energy Crystal-Less Double-FSK Sensor Node Transceiver for Wireless Body-Area Network. IEEE Journal of Solid-State Circuits. 47(11): 2678-2692.
Chien-Ying Yu, Ching-Che Chung, Chia-Jung Yu, and Chen-Yi Lee. 2012. A Low-Power DCO Using Interlaced Hysteresis Delay Cells. IEEE Transactions Circuits Syst. II, Exp. Briefs. 59(10): 673-677.
Heesoo Song, Deok-Soo Kim, Do-Hwan Oh, Suhwan Kim, and Deog-Kyoon Jeong. 2011. A 1.0-4.0-Gb/s All-Digital CDR with 1.0-ps Period Resolution DCO and Adaptive Proportional Gain Control. IEEE Journal of Solid-State Circuits. 46(2): 424-434.
Ni Xu, and Zhihua Wang. 2014. A Hybrid Loop Two-Point Modulator without DCO Nonlinearity Calibration by Utilizing 1 bit High-Pass Modulation. IEEE Journal of Solid-State Circuits. 49(10): 2172-2186.
Ward S. Titus, and John G. Kenney. 2012. A 5.6 GHz to 11.5 GHz DCO for Digital Dual Loop CDRs. IEEE Journal of Solid-State Circuits. 47(5): 1123-1130.
Davide Tasca, Marco Zanuso, Giovanni Marzin, Salvatore Levantino, Carlo Samori, and Andre L. Lacaita. 2011. A 2.9 - 4.0-GHz Fractional-N Digital PLL with Bang-Bang Phase Detector and 560-fsrms Integrated Jitter at 4.5-mW Power. IEEE Journal of Solid-State Circuits. 46(12): 2745-2758.
Davide De Caro. 2013. Glitch-Free NAND-Based Digitally Controlled Delay-Lines. IEEE Transactions on VLSI Syst. 21(1): 55-66.
Ching-Che Chung, Chiun-Yao Ko, and Sung-En Shen. 2011. Built-in Self-Calibration Circuit for Monotonic Digitally Controlled Oscillator Design in 65-nm CMOS Technology. IEEE Transactions Circuits Syst. II, Exp. Briefs. 58(3): 149-153.
Wei Liu, Wei Ruth Li, Peng Ren, Chinglong Lin, Shengdong Zhang, and Yangyuan Wang. 2010. A PVT Tolerant 10 to 500MHz All-Digital Phase-Locked Loop With Coupled TDC and DCO. IEEE Journal of Solid-State Circuits. 45(2): 314-321.
Takashi Tokairin, Mitsuji Okada, Masaki Kitsunezuka, Tadashi Maeda, and Muneo Fukaishi. 2010. A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer with a Time-Windowed Time-to-Digital Converter. IEEE Journal of Solid-State Circuits. 45(12): 2582-2590.
Wanghua Wu, John R. Long, and Robert Bogdan Staszewski. 2013. High-Resolution Millimeter-wave Digitally Controlled Oscillators with Reconfigurable Passive Resonators. IEEE Journal of Solid-State Circuits. 48(11): 2785-2794.
Chi-Ying Lee, Chih-Cheng Hsieh, and Jenn-Chyou Bor. 2013. 2.4-GHz 10-Mb/s BFSK Embedded Tramsmitter with a Stacked-LC DCO for Wireless Testing Systems. IEEE Transactions on VLSI Syst. 21(9): 1727-1737.
Ni Xu, and Zhihua Wang. 2014. A Hybrid Loop Two-Point Modulator without DCO Nonlinearity Calibration by Utilizing 1 bit High-Pass Modulation. IEEE Journal of Solid-State Circuits. 49(10): 2172-2186.
Wanghua Wu, Robert Bogdan Staszewski, and John R. Long. 2014. A 56.4-to-63.4 GHz Multi-Rate All-Digital Fractional-N PLL for FMCW Radar Applications in 65 nm CMOS. IEEE Journal of Solid-State Circuits. 49(5): 1081-1096.
Antonio, Liscidini, Luca Fanori, Pietro Andreani, and Rinaldo Castello. 2014. A Power-Scalable DCO for Multi-StandardGSM/WCDMA Frequency Synthesizers. IEEE Journal of Solid-State Circuits. 49(3): 646-656.
Tai-You Lu, Chi-Yao Yu, Wei-Zen Chen, and Chung-Yu Wu. 2013. Wide Tuning Range 60 GHz VCO and 40GHz DCO Using Single Variable Inductor. IEEE Transactions Circuits Syst. I, Reg. Papers. 60(2): 257-267.
Antonio, Liscidini, Luca Fanori, Pietro Andreani, and Rinaldo Castello. 2014. A Power-Scalable DCO for Multi-StandardGSM/WCDMA Frequency Synthesizers. IEEE Journal of Solid-State Circuits. 49(3): 646-656.
Chih-Wei Yao, and Alan N. Willson Jr. 2013. A 2.8-3.2-GHz Fractional-N Digitsl PLL with ADC-Assisted TDC and Inductively Coupled Fine-Tuning DCO. IEEE Journal of Solid-State Circuits. 48(3): 698-710.
Sigang Ryu, Hwanseok Yeo, Yoontaek Lee, Seuk Son, and Jaeha Kim. 2014. A 9.2 Ghz Digital Phase-Locked Loop with Peaking-Free Transfer Function. IEEE Journal of Solid-State Circuits. 49(8): 1773-1784.
Seoug-Young Seo, Jung-Hoon Chun, Young-Hyun Jun, Seok Kim, and Kee-Won Kwon. 2011. A Digitally Controlled Oscillator with Wide Frequency Range and Low Supply Sensitivity. IEEE Transactions Circuits Syst. II, Exp. Briefs. 58(10): 632-636.
Woo-Seok Kim, Jaejin Park, Hojin Park, and Deog-Kyoon Jeong. 2014. Layout Synthesis and Loop Parameter Optimization Low-Jitter All-Digital Pixel Clock Generator. IEEE Journal of Solid-State Circuits. 49(3): 657-672.
Giovanni Marucci, Salvatore Levantino, Paolo Maffezzoni, and Carlo Samori. 2014. Analysis and Design of Low-Jiiter Digital Bang-Bang Phase-Locked Loops. IEEE Transactions Circuits Syst. I, Reg. Papers. 61(1): 26-36
Krishnaswamy Nagaraj, Anant S. Kamath, Karthik Subburaj, Biman Chattopadhyay, Gopalkrshna Nayak, Satya Sai Evani, Neeraj P. Nayak, Indu Prathapan, Frank Zhang, and Baher Haroun. 2013. Architectures and Circuit Techniques for Multi-Purpose Digital Phase Lock Loops. IEEE Transactions Circuits Syst. I, Reg. Papers. 60(3): 517-529.
Amr Elshazly, Rajesh Inti, Brian Young, and Pavan Kumar Hanumolu. 2013. Clock Multiplication Techniques Using Digital Multiplying Delay-Locked Loops. IEEE Journal of Solid-State Circuits. 48(6): 1416-1428.
Salvatore Drago, Domine M. W. Leenaerts, Bram Nauta, Fabil Sebastiano, Kofi A. A. Makinwa, and Lucien J. Breems. 2010. A 200µA Duty-Cycled PLL for Wireless Sensor Nodes in 65nm CMOS. IEEE Journal of Solid-State Circuits. 45(7): 1305-1315.
Amer Samarah, and Anthony Chan Carusone. 2013. A Digital Phase-Locked Loop with Calibrated Coarse and Stochastic Fine TDC. IEEE Journal of Solid-State Circuits. 48(8): 1829-1841.
S. Mahdi Kashmiri, Kamran Souri, and Kofi A. A. Makinwa. 2012. A Scaled Thermal-Diffusivity-Based 16 MHz Frequency Reference in 0.16 µm CMOS. IEEE Journal of Solid-State Circuits. 47(7): 1535-1545.
Sebastian Hoppner, Holger Eisenreich, Stephan Henker, Dennis Walter, Georg Ellguth, and Rene Schuffny. 2013. A Compact Clock Generator for Heterogeneous GALS MPSoCs in 65-nm CMOS Technology. IEEE Transactions on VLSI Syst. 21(3): 566-570.
Ping-Hsuan Hsieh, Jay Maxey, and Chih-Kong Ken Yang. 2010. A Phase-Selecting Digital Phase-Locked Loop with Bandwidth Tracking in 65-nm CMOS Technology. IEEE Journal of Solid-State Circuits. 45(4): 781-792.
Mike Shuo-Wei Chen, David Su, and Srenik Mehta. 2010. A Calibration-Free 800 MHz Fractional-N Digital PLL with Embedded TDC. IEEE Journal of Solid-State Circuits. 45(12): 2819-2827.
S. Mahdi Kashmiri, Michiel A. P. Pertijs, and Kofi A. A. Makinwa. 2010. A Thermal-Diffusivity-Based Frequency Reference in Standard CMOS with an Absolute Inaccuracy of ±0.1% from -55ºC to 125ºC. IEEE Journal of Solid-State Circuits. 45(12): 2510-2520.
Luca Fanori, Antonio Liscidini, and Rinaldo Castello. 2010. Capacitive Degeneration in LC-Tank Oscillator for DCO Fine-Frequency Tuning. IEEE Journal of Solid-State Circuits. 45(12): 2737-2745.
Mike Shuo-Wei Chen, David Su, and Srenik Mehta. 2010. A Calibration-Free 800 MHz Fractional-N Digital PLL with Embedded TDC. IEEE Journal of Solid-State Circuits. 45(12): 2819-2827.
Kirei, B. S., Farcas, C., Groza, R., and Topa, M. D. 2017. An All-digital Frequency Locked Loop and Its Linearized S-Domain Model. 2017 International Symposium ELMAR. 91-94.
Szopos, E., Saracut, I., Kirei, B. S., and Topa, M. D. 2017. Discrete Domain Modeling of an All-Digital Frequency Locked Loop. 2017 International Semiconductor Conference (CAS). 247-250.
Groza, R., Csipkes, G., Kirei, B. S. and Topa, M. D. 2017. Digitally Controlled Current-mode Quadrature Oscillator. 2017 International Symposium ELMAR. 261-264.
Downloads
Published
Issue
Section
License
Copyright of articles that appear in Jurnal Teknologi belongs exclusively to Penerbit Universiti Teknologi Malaysia (Penerbit UTM Press). This copyright covers the rights to reproduce the article, including reprints, electronic reproductions, or any other reproductions of similar nature.
