A Cost Of Test Case Study For Wafer-Ring Multi-Sites Test Handler In Semiconductor’s Industry Through Theory Of The Firm

Authors

  • Voon Ching Khoo Asia e University, Bulacan State University

DOI:

https://doi.org/10.11113/jt.v73.2855

Keywords:

Cost of Test, Testing economic model, Multi-sites testing, wafer-ring test handler

Abstract

In this research, the author conducted the cost of test study for the wafer-ring test handler in semiconductor’s industry with theory of the firm model. A cost of test model have been developed through the theory of the firm average cost theory by integrated the technology aspect into it so that the cost study can be conduct. The aim of this research is to find out the effectiveness of the wafer-ring test handler in order to reduce the cost of testing. Wafer-ring test handler is the invented technology which have been developed for Wafer-level Packaging (WLP), Chip-Scale Package (CSP) and QFN testing whereby those semiconductor’s devices are the next generation device for the purpose of to simplified the manufacturing process ultimately to reduce the manufacturing cost in total. The manufacturing cost in the semiconductor’s industry included of assembly cost and testing cost hence the said devices managed to simplified the assembly process and reduce the cost of assembly but if the testing-cost is not reduce in parallel, it will affected the profit margin.  This study is important as a guideline for the semiconductor industry in terms of cost control to maintain the profit margin due to the depreciation of the average selling price (ASP) for past 20 years.

Author Biography

  • Voon Ching Khoo, Asia e University, Bulacan State University

    Academic Qualification:

    Ph.D in Business Administration (Bulacn State University) - 2013 to Present

    Master of Science (Management) By Researc (Asia E University) - 2010 - 2013

    Master of Business Administration (Akamai University, USA) - 2005 - 2006

    Advance Diploma in Automation and Robotic Engineering (Insitute of First Robotic Industrials Science - FRIS) - 2003 - 2004

    Diploam in Mechanica Engineering (Universiti Teknologi Malaysia) - 1997 - 2001

    Certificate in Mechanical Engineering (Politeknik Sultan Abdul Halim Muadzam Shah) - 1993 - 1995

     

    Professional Qualification:

    Incorperated Engineer (IEng), Engineering Council, UK

    Certified Planing Engineer (CPE) - American Academic of Project Management (AAPM)


References

Aizcorbe, M.A. 2002. Price Measures for Semiconductor Devices, U.S. Bureau of Economic Analysis (BEA) Working Paper Series.

Bao, G. 2003. Challenges in Low Cost Test Approach for ARM9 Core Based Mixed-Signal SoC Dragon ball. Proceedings International Test Conference. 512–519.

Babcock, D.L and Morse, L.C. 2013. Managing Engineering and Technology Edition 6. London: Pearson Education, Limited.

Bruton, G.D and White, M.A. 2011. The Management of Technology and Innovation a Strategic Approach. OH: South-Western Cengage Learning,

Evans, A.C. 1999. Applications of Semiconductor Test Economics, and Multisite Testing to Lower Cost of Test. Proceedings of the International Test Conference. 113–123.

Fogiel, M. 2003. Microeconomics. New Jersey: Research and Education Association.

Goodall, I R.,Fandel, D., Allan, A., Landler, P., and Huff, H.R. 2002. Long-term Productivity Mechanisms of the Semiconductor Industry. Semiconductor Silicon. 2002 Proceeding Of American Electrochemical Society. 125–144.

Han, D., Lee, Y., Kang, S. 2014. A New Multi-site Test for System-on-Chip using Multi-site Star Test Architecture. ETRI Journal. 36(2): 293–300.

Horgan, J. 2004 Test & ATE – Cost of Test. retrieved Nov 20, 2011, from www.edacafe.com/magazine/magazine_20040315.html.

International Technology Roadmap for Semiconductors 2010 Update

Kelly, J. 2008. Multi-site Efficiency and Throughput. Technical Paper for Verigy.

Lee, D.R. and Mckenzie, R.B. 2010. Microeconomics for MBAs Second Edition. New York: Cambridge University Press.

Lowenstein, D. andLycette, B. 2010. The Real ‘Total Cost of Ownership’ of Your Test Equipment. Autotestcon. 1–5.

Moore, G.E. 1965. Cramming More Components onto Integrated Circuits. Proceedings of IEEE. 82–85.

Noori, H. 1990.Managing the Dynamics of New Technology. New Jersey: Prentice-Hall, Inc.

Rivoir, J. 2003. Lowering Cost of Test: Parallel Test or Low-cost ATE. Proceedings of the 12th Asian Test Symposium.

Rivoir, J. 2004. Parallel Test Reduces Cost of Test More Effectively Than Just a Cheap Tester. Conference Publication Of Electronics Manufacturing Technology Symposium. IEEE/CPMT/SEMI 29th International.263–272.

Samuelso, P.A. and Nordhaus, W.D. 2010. Economics 19th Edition. Singapore: McGraw-Hill Higher Education

The Malaysian Government Valuation and Property Service Department Report 2011, Pusat Maklumat Harta Tanah Negara (NAPIC), Putrajaya, 2011.

Turley, J. 2009. The Essential Guide to Semiconductors. New Jersey: Pearson Education, Inc.

Thamhain, H.J. 2013. Management of Technology Second Edition. New Jersey: John Wiley & Sons, Inc.

Downloads

Published

2015-02-09

Issue

Section

Science and Engineering

How to Cite

A Cost Of Test Case Study For Wafer-Ring Multi-Sites Test Handler In Semiconductor’s Industry Through Theory Of The Firm. (2015). Jurnal Teknologi (Sciences & Engineering), 73(1). https://doi.org/10.11113/jt.v73.2855