Performance Analysis of Memristor Models for RRAM Cell Array Design using SILVACO EDA
DOI:
https://doi.org/10.11113/jt.v68.2920Keywords:
Memristor, RRAM, SPICE modeling, quality, reliabilityAbstract
Resistive Random Access Memory (RRAM) is gaining attention as one of the prominent contenders to replace the conventional memory technologies such as SRAM, DRAM and Flash. This emerging memory uses scaled CMOS devices (22 nm or less) to form the peripheral circuits such as decoder and sense amplifier; while a non-CMOS device known as memristor is used to form the cell array. Although potentially becoming the main future memory, RRAM is anticipated to be impacted by the high manufacturing defect density that in turn might lead to quality and reliability problems. This paper presents the initial work towards producing a high quality and reliable RRAM devices. A design and simulation of three memristor SPICE models published in prominent literatures were performed using Silvaco EDA simulation tool. The aim is to identify the optimal model to be used in our RRAM design, which is based on 22 nm CMOS technology. Performance analysis shows that the model proposed by D. Biolek is suitable to be used in our RRAM design.
References
The International Technology Roadmap for Semiconductor 2011. Available online http://www.itrs.net
Likharev, K. K. Dec 2008. Hybrid CMOS/Nanoelectronic Circuits: Opportunities and Challenges. Journal of Nanoelectrons and Optoelectronics. 3: 203–230.
Haron, N. Z., and S. Hamdioui. 2009. Using RRNS Codes for Cluster Faults Tolerance in Hybrid Memories. Proceedings of 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. 85–93.
Haron, N. Z., and S. Hamdioui. 2011. On Defect Oriented Testing for Hybrid CMOS/Memristor Memory. Proceedings of Asian Test Symposium. 353–358.
Haron, N. Z., and S. Hamdioui. 2012. DfT Schemes for Resistive Open Defects in RRAMs. Proceedings of the Conference on Design, Automation and Test in Europe. 799–804.
Biolek, D., M. Di Ventra and Y. Pershin. 2013. Reliable SPICE Simulation of Memristors, Memcapacitors and Meminductors. Radioengineering (in press). arXiv preprint arXiv:1307.2717
A. J. van de Goor. 1998. Testing Semiconductors Memories, Theory and Practice. John Wiley & Sons Inc.
Koeberl, P., U. Kocabas, A. Sadeghi. 2013. Memristor PUFs: A New Generation of Memory-based Physically Unclonable Functions. Proceedings of Design Automation and Test in Europe Conference and Exhibition. 428–431
Ho, Y., G. M. Huang, and P. Li. 2011. Dynamical Properties and Design Analysis for Nonvolatile Memristor Memories. Proceedings of IEEE/ACM International Conference on Computer-Aided Design Digest of Technical Papers. 58: 724–736.
L. Chua. Memristor-The Missing Circuit Eement. 1971. IEEE Transaction on Circuit Theory. 18(5): 507–519.
Strukov, D. B., G. S. Snider, D.R. Stewart, and R. S. Williams. 2008. The missing memristor found. Nature 453: 80–83
Ho, Y., G. M. Huang, G. M. &P. Li. Nonvolatile Memristor Memory : Device Characteristics and Design Implications. Proceedings of Conference on IEEE/ACM International Computer-Aided Design. 485–490.
Kannan, S., J. Rajendran, R. Karri, and O. Sinanoglu. 2013. Sneak-path Testing of Memristor-based Memories. Proceedings of the 26th International Conference on VLSI Design. 386–391.
Joglekar, Y. N., and S. J. Wolf. 2009. The Elusive Memristor: Properties of Basic Electrical Circuit. European Journal of Physics. 30: 661–675.
Prodromakis, T., C. Papavassiliou and C. Toumazou. Sept 2011. A Versatile Memristor Model With Nonlinear Dopant Kinetics. IEEE Transactions on Electron Devices. 58(9): 3099–3105.
Downloads
Published
Issue
Section
License
Copyright of articles that appear in Jurnal Teknologi belongs exclusively to Penerbit Universiti Teknologi Malaysia (Penerbit UTM Press). This copyright covers the rights to reproduce the article, including reprints, electronic reproductions, or any other reproductions of similar nature.
