DYNAMIC POWER DISSIPATION FORMULATION FOR APPLICATION IN DYNAMIC PROGRAMMING BUFFER INSERTION ALGORITHM
DOI:
https://doi.org/10.11113/.v78.4898Keywords:
Dynamic programming, buffer insertion, CMOS power dissipationAbstract
Buffer insertion is a very effective technique to reduce propagation delay in nano-metre VLSI interconnects. There are two techniques for buffer insertion which are: (1) closed-form solution and (2) dynamic programming. Buffer insertion algorithm using dynamic programming is more useful than the closed-form solution as it allows the use of multiple buffer types and it can be used in tree structured interconnects. As design dimension shrinks, more buffers are needed to improve timing performance. However, the buffer itself consumes power and it has been shown that power dissipation of buffers is significant. Although there are many buffer insertion algorithms that were able to optimize propagation delay with power constraint, most of them used the closed-form solution. Hence, in this paper, we present a formulation to compute dynamic power dissipation of buffers for application in dynamic programming buffer insertion algorithm. The proposed formulation allows dynamic power dissipation of buffers to be computed incrementally. The technique is validated by comparing the formulation with the standard closed-form dynamic power equation. The advantage of the proposed formulation is demonstrated through a series of experiments where it is applied in van Ginneken’s algorithm. The results show that the output of the proposed formulation is consistent with the standard closed-form formulation. Furthermore, it also suggests that the proposed formulation is able to compute dynamic power dissipation for buffer insertion algorithm with multiple buffer types. Â
References
ITRS. 2013 International Technology Roadmap for Semiconductor: Interconnect. Available at: Http://www.itrs.net
L. P. P. P. van Ginneken.1990. Buffer Placement In Distributed RC-Tree Networks For Minimal Elmore Delay. Proc. Int. Symp. Circuits and Systems. New Orleans, LA. 865-868.
A. Nalamalpu and W. Burleson. 2001. A Practical Approach To DSM Repeater Insertion: Satisfying Delay Constraints While Minimizing Area And Power. IEEE Con. ASIC/SOC. Arlington, VA. 152-156.
R. Li, D. Zhou, J. Liu, and X. Zeng. 2005. Power-Optimal Simultaneous Buffer Insertion/Sizing And Wire Sizing For Two-Pin Nets. IEEE Trans. Comput. Des. Integr. Circuits Syst. 24(12): 1915-1924.
A. Narasimhan and R. Sridhar. 2010. Variability Aware Low-Power Delay Optimal Buffer Insertion For Global Interconnects. IEEE Trans. Circuits Syst. I. 57(12): 3055-3063.
T. H. Cormen, C. E. Leiserson, and R. L. Rivest. 2009. Introduction to Algorithms. 3rd ed. Boston, MA: McGraw-Hill.
J. Lillis, C. K. Cheng, and T. T. Y. Lin. 1996. Optimal Wire Sizing And Buffer Insertion For Low Power And A Generalized Delay Model. IEEE J. Solid-State Circuits. 31(3): 437-447.
L. Xun, P. Yuantao, and M. Papaefthymiou. 2005. RIP: An Efficient Hybrid Repeater Insertion Scheme for Low Power. IEEE Design, Automation and Test. 1330-1335.
T. Murgan, O. Mitea, S. Pandey, P. Bacinschi, and M. Glesner. 2006. Simultaneous Placement and Buffer Planning for Reduction of Power Consumption in Interconnects and Repeaters. IFIP Int. Conf. Very Large Scale Integr. Nice. 302-307.
C. J. Alpert, D. P. Mehta, and S. S. Sapatnekar. 2009. Handbook Of Algorithms For Physical Design Automation. Auerbach Publications.
W. Elmore. 1948. The Transient Response Of Damped Linear Networks With Particular Regard To Wideband Amplifiers. J. Appl. Phys. 19(1): 55-63.
N. Ekekwe. 2010. Power Dissipation And Interconnect Noise Challenges In Nanometer CMOS Technologies. IEEE Potentials. 29(3): 26-31.
A. P. Chandrakasan, S. Sheng, and R. W. Brodersen. 1992. Low-power CMOS Digital Design. IEEE J. Solid-State Circuits. 27(4): 473-484.
K. Banerjee and A. Mehrotra. 2002. A Power-Optimal Repeater Insertion Methodology For Global Interconnects In Nanometer Designs. IEEE Trans. Electron Devices. 49(11): 2001-2007.
Downloads
Published
Issue
Section
License
Copyright of articles that appear in Jurnal Teknologi belongs exclusively to Penerbit Universiti Teknologi Malaysia (Penerbit UTM Press). This copyright covers the rights to reproduce the article, including reprints, electronic reproductions, or any other reproductions of similar nature.
