TEST REGISTER INSERTION AT RTL BASED ON REDUCED BIST
DOI:
https://doi.org/10.11113/jt.v79.8479Keywords:
Built in Self-Test (BIST), test register, register transfer level (RTL), multiple input signature register (MISR)Abstract
Built-in self-test (BIST) method has high area overhead and long test application time. In this paper, a new BIST method is proposed at register transfer level (RTL) as a design for testability (DFT) method to modify a given RTL circuit to a reduced BIST-able RTL circuit. First, we introduce modelling method called extended R-graph to represent the register connectivity of an RTL circuit. The original register in the RTL circuit is modified into multiple input signature registers (MISRs) as test register. The selection of MISR is performed by extended minimum feedback vertex set (MFVS) algorithm that identifies a set of vertices (representing test register) which breaks all the loops of extended R-graph with minimal cost when vertices are removed. It has been proven through simulation that the proposed BIST method has lower area overhead of 32.9% on average and achieves comparably high fault coverage compared to the previous method, concurrent BIST using ITC'99 benchmark circuits. Â
References
L. T. Wang, C. W. Wu and X. Wen. 2006. VLSI Test Principles and Architectures: Design for Testability. Burlington, MA: Morgan Kaufmann.
B. Koenemann, J. Mucha and G. Zwiehoff. 1979. Built-in Logic Block Observation Techniques. IEEE Test Conference. 37- 41.
Bin Zhou, Li-yi Xiao, Yi-Zheng Ye and Xin-Chun Wu. 2011. Optimization of Test Power and Data Volume in BIST Scheme Based on Scan Slice Overlapping. Journal of Electronic Testing: Theory and Applications. 43-56.
Y. Sato, H. Yamaguchi, M. Matsuzono and S.Kajihara. 2011. Multi-Cycle Test with Partial Observation on Scan-Based BIST Structure. Asian Test Symposium. 54-59.
S. Lei, Z. Wang, Z. Liu and F. Liang. 2010. A Unified Solution to Reduce Test Power for Test-Per-Scan Schemes. IEICE Electronics Express. 1364-1369.
Ming-Jing, Jia-Guang Sun and H.Fujiwara. 2005. Improving Test Effectiveness of Scan-Based BIST by Scan Chain Partitioning. IEEE Transactions on Computer-Aided Design of Integrated Circuits and System. 916-927.
A. P. Stroele and H. J. Wunderlich. 1998. Hardware-Optimal Test Register Insertion. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems. 531-539.
T. Masuzawa, M. Idutsu, H. Wada and H. Fujiwara. 2000. Single-Control Testability of RTL Data Paths for BIST. Proceeding 9th Asian Test Symposium. 210-215.
K. Yamaguchi, H. Wada, T. Masuzawa and H. Fujiwara. 2001. A BIST Method Based on Concurrent Single-Control Testability of RTL Data Paths for BIST. Proceeding 10th Asian Test Symposium. 313-318.
Kenichi Yamaghuci, Michiko Inoue and Hideo Fujiwara. 2007. Test-Per-Clock BIST with Low Overhead. Wiley Periodicals, Inc. Electronics and Communications in Japan Pt 2. 47-58.
Nicola Nicolici. 2000. Power Minimisation Techniques for Testing Low Power VLSI Circuits. Ph.D. Thesis. University of Southampton.
Nassar, D. A and Salama, A. E. 2002. A Heuristic DSP BIST Insertion Algorithm with Minimum Area Overhead. IEEE International Symposium on Circuits and Systems. 585-588.
Norlina Paraman, Chia Yee Ooi, Ahmad Zuri Sha'ameri and Hideo Fujiwara. 2011. Built-in Self-Test for Functional Register-Transfer Level using Assignment Decision Diagram. IEEE Twelth Workshop on RTL and High Level Testing. 9-15.
Chakradhar, S. T., Balakrishnan, A. and Agrawal, V. D. 1994. An Exact Algorithm for Selecting Partial Scan Flip-Flops. Proceeding of 31st ACM/IEEE Design Automation Conference. 81-86.
http://www.cerc.utexas.edu/itc99 benchmarks/bench.html accessed 2015.
Downloads
Published
Issue
Section
License
Copyright of articles that appear in Jurnal Teknologi belongs exclusively to Penerbit Universiti Teknologi Malaysia (Penerbit UTM Press). This copyright covers the rights to reproduce the article, including reprints, electronic reproductions, or any other reproductions of similar nature.
