1.
NEW ARCHITECTURE OF LOW AREA AES S-BOX/ INV S-BOX USING VLSI IMPLEMENTATION. JT [Internet]. 2016 May 26 [cited 2024 Jul. 6];78(5-9). Available from: https://journals.utm.my/jurnalteknologi/article/view/8782