ALL-DIGITAL PHASE LOCKED LOOP (ADPLL) TOPOLOGIES FOR RFID SYSTEM APPLICATION: A REVIEW

Authors

  • S. N. Ishak Institute of Microengineering and Nanoelectronics, Universiti Kebangsaan Malaysia (UKM), 43600 Bangi, Selangor, Malaysia https://orcid.org/0000-0001-6373-4800
  • J. Sampe Institute of Microengineering and Nanoelectronics, Universiti Kebangsaan Malaysia (UKM), 43600 Bangi, Selangor, Malaysia https://orcid.org/0000-0001-6497-5630
  • Z. Yusoff Faculty of Engineering, Multimedia University, Jalan Multimedia, 63100 Cyberjaya, Selangor, Malaysia https://orcid.org/0000-0003-0564-238X
  • M. Faseehuddin Department of Electronics & Telecommunication, Symbiosis Institute of Technology, Symbiosis International [Deemed University], Lavale, Pune, Maharashtra 412115, India https://orcid.org/0000-0002-2866-3709

DOI:

https://doi.org/10.11113/jurnalteknologi.v84.17123

Keywords:

All-digital, phase-locked loop, digital-controlled oscillator, radio-frequency identification, delay cell

Abstract

An all-digital phase locked loop (ADPLL)-based local oscillator (LO) of RF transceiver application such as radio-frequency identification (RFID) system has gained popularity by accessing the benefits in complementary metal-oxide semiconductor (CMOS) process technology. This paper reviews some state-of-art of the ADPLL structures based on their applications and analyses its major implementation block, which is the digital-controlled oscillator (DCO). The DCO is evaluated based on its CMOS scaling and its performance in ADPLL, such as the power consumption, the chip area, the frequency range, the supply voltage, and the phase noise. Based on the review, the reduction in CMOS scaling decreases the transistor size in ADPLL design which leads to a smaller area and a low power dissipation. The combination of the time-to-digital (TDC) and the digital-to-time converter (DTC) that is used as the phase-frequency detector (PFD) in ADPLL is proposed to reduce the power and phase noise performance due to their high linearity design. The delay cell oscillator is found to consume more power at higher operating frequency, but it has an advantage of having less complexity and consuming less power and area in the circuit compared to the LC tank oscillator. For future work, it is recommended that an ADPLL-based LO of RFID transceiver with lowest voltage supply implementation is chosen and the use of the TDC-less as the PFD is selected due to its small area. While for the DCO, the delay cell will be designed due to its simpler implementation and occupy small area.

Author Biography

J. Sampe, Institute of Microengineering and Nanoelectronics, Universiti Kebangsaan Malaysia (UKM), 43600 Bangi, Selangor, Malaysia

  

Downloads

Published

2021-11-26

How to Cite

Ishak, S. N. ., Sampe, J., Yusoff, Z., & Faseehuddin, M. (2021). ALL-DIGITAL PHASE LOCKED LOOP (ADPLL) TOPOLOGIES FOR RFID SYSTEM APPLICATION: A REVIEW. Jurnal Teknologi, 84(1), 219-230. https://doi.org/10.11113/jurnalteknologi.v84.17123

Issue

Section

Science and Engineering