NANO-MOSFETs IMPLEMENTATION OF DIFFERENT LOGIC FAMILIES OF TWO INPUTS NAND GATE TRANSISTOR LEVEL CIRCUITS: A SIMULATION STUDY
DOI:
https://doi.org/10.11113/jt.v79.9947Keywords:
Logic family, nano-MOSFET, NAND gate, simulation, theoryAbstract
In this paper, simulation study has been carried out on two inputs logic NAND transistor circuits with four different logic families, namely (i) nano-CMOS NAND gate, (ii) nano-MOSFET loaded n-type nano-MOSFET NAND gate, (iii) resistive loaded nano-MOSFET NAND gate, and (iv) pseudo nano-MOSFET NAND gate. The simulation tool used is WinSpice. All the n-type and p-type nano-MOSFETs have channel length (L) 10 nm with width (W) 125 nm or 250 nm, depending on type of logic families. The problem with downscaling of nano-MOSFET is the implementation of low power high speed nano-MOSFET transistor circuit. Simulated timing diagrams for input and output waveforms showed correct logical NAND gate operations for all four logic families. Transient analysis on nano-MOSFET loaded n-type nano-MOSFET NAND gate shows that theoretical modeling calculation of rise time (tr), fall time (tf) and maximum operating frequency (fmax) are reasonably matched simulated output result of WinSpice. All the logic family circuits studied shown reduction in dynamic power when MOSFET is downscaled to nanometer regime.
References
Reza Hosseini and Neda Teimuorzadeh. 2013. Simulation Study of Circuit Performance of GAA Silicon Nanowire Transistor and DG MOSFET. Physical Review & Research International. 3(4): 568-576.
P. A. Gowri Sankar and K. Udhaya kumar. 2014. MOSFET-like CNFET Based Logic Gate Library for Low-power Application: A Comparative Study. Journal of Semiconductors. 35(7).
Ulrich Wulf, Marcus Krahlisch and Hans Richter. 2011. Scaling Properties of Ballistic Nano-transistors. Nanoscale Research Letters. 6: 365.
Manorama, Pavan Shrivastava and Shyam Akashe. 2012. Design and Analysis of Leakage Current and Delay for Double-Gate MOSFET at 45nm in CMOS Technology. IEEE. 978-1-4673-4603-0.
A. Abdolahzadeh Ziabari, M. Charmi and H. R. Mashayekhi. 2013. The Impact of Body Doping Concentration on the Performance of Nano DG-MOSFETs: A Quantum Simulation. Chinese Journal of Physics. 51(4): 844-853.
Changwook Jeong, Dimitri Antoniadis and Mark S. Lundstrom. 2009. On Backscattering and Mobility in Nanoscale Silicon MOSFETs. IEEE Transactions on Electron Devices. 56(11): 2762-2769.
Marc Baldo. 2011. Introduction to Nanoelectronics. MIT Open Course Ware Publication.
George W. Hanson. 2008. Fundamentals of nanoelectronics. Pearson International Edition.
K. Navi, M. Rashtian, A. Khatir, P. Keshavarzian and O. Hashemipour. 2010. High Speed Capacitor-inverter Based Carbon Nanotube FullAdder. Nanoscale Research Letters. 5: 859-86.
Michael Loong Peng Tan, Georgios Lentaris and Gehan AJ Amaratunga. 2012. Device and Circuit-level Performance of Carbon Nanotube Field-Effect Transistor with Benchmarking against A Nano-MOSFET. Nanoscale Research Letters. 7: 467.
Huei Chaeng Chin, Cheng Siong Lim, Weng Soon Wong and Michael Loong Peng Tan. 2014. Enhanced Device and Circuit-level Performance Benchmarking of Graphene Nanoribbon Field-Effect Transistor against A Nano-MOSFET with Interconnects. Journal of Nanomaterials. 2014. Article ID 879813.
Rohini Gupta, Bogdan Tutuianu and Lawrence T. Pileggi. 1997. The Elmore Delay as a Bound for RC Trees with Generalized Input Signals. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 16(1): 95-104.
Yiming Li and Chih-Hong Hwang, 2008. High-frequency Characteristic Fluctuations of Nano-MOSFET Circuit Induced by Random Dopants, IEEE Transactions on Microwave Theory and Techniques. 56(12): 2726-2733.
Ming-Hung Han, Yiming Li and Chih-Hong Hwang. 2010. The Impact of High-frequency Characteristics Induced by Intrinsic Parameter Fluctuations in Nano-MOSFET Device and Circuit. Microelectronics Reliability. 50: 657-661.
A. A. A. Nasser, Moustafa H. Aly, Roshdy A. Abdel Rassoul, Ahmed Khourshed. 2011. Performance of Near-ballistic Limit Carbon Nano-Transistor (CNT) Circuits. ICCTA. 175-182.
Hesham F. A. Hamed, Savas Kaya and Janusz A. Starzyk. 2008. Use of Nano-scale Double-Gate MOSFETs in Low-power Tunable Current Mode Analog Circuits. Analog IntegrCirc Sig Process. doi10.1007/s10470-008-9134-4.
ZhibinRen. 2001. Nanoscale MOSFETs: Physics, Simulation and Design. Purdue University.
Mark Lundstrom. 2005. Notes on the Ballistic MOSFET. Network for Computational Nanotechnology. Purdue University.
Raseong Kim and Mark Lundstrom. 2011. Notes on Fermi-Dirac Integrals. Network for Computational Nanotechnology. Purdue University.
Ooi Chek Yee and Lim Soo King. 2015. Simulation Study on the Electrical Performance of Equilibrium Thin-body Double-Gate Nano-MOSFET. Jurnal Teknologi. 76: 87-95.
Ooi Chek Yee and Lim Soo King. 2016. Simulation Study of 2D Electron Density in Primed and Unprimed Subband Thin-body Double-Gate Nano-MOSFET of Three Different Thicknesses and Two Temperature States. International Journal of Nanoelectronics and Materials. 9: 67-84.
Sanjeet Kumar Sinha and Saurabh Chaudhury. 2012. Simulation and Analysis of Quantum Capacitance in Single-Gate MOSFET, Double-Gate MOSFET and CNTFET Devices for Nanometer Regime. IEEE 978-1-4673-4700-6.
Downloads
Published
Issue
Section
License
Copyright of articles that appear in Jurnal Teknologi belongs exclusively to Penerbit Universiti Teknologi Malaysia (Penerbit UTM Press). This copyright covers the rights to reproduce the article, including reprints, electronic reproductions, or any other reproductions of similar nature.
